

cm WHAT IS CLAIMED IS:

1. A memory cell comprising:
a storage electrode for storing charge; and
an amorphous silicon carbide (a-SiC) insulator adjacent to the storage electrode.

2. The memory cell of claim 1, wherein materials comprising at least one of the storage electrode and the insulator are selected to have an electron affinity causing the barrier energy to be selected at less than approximately 3.3 eV.

3. The memory cell of claim 2, wherein the barrier energy is selected to obtain a desired data charge retention time of less than or equal to approximately 40 seconds at 250 degrees Celsius.

4. The memory cell of claim 2, wherein the barrier energy is selected to obtain a desired erase time of less than or equal to approximately 1 second.

5. The memory cell of claim 2, wherein the barrier energy is selected to obtain a desired erase voltage of less than approximately 12 Volts.

6. The memory cell of claim 1, wherein a material composition of the a-SiC insulator is selected to obtain a desired electron affinity that is than an electron affinity of silicon dioxide.

7. The memory cell of claim 1, wherein the storage electrode comprises a material that has a smaller electron affinity than polycrystalline silicon.

8. The memory cell of claim 1, wherein the barrier energy is less than approximately 2.0 eV.

9. The memory cell of claim 1, wherein the storage electrode is isolated from conductors and semiconductors.

10. The memory cell of claim 1, wherein the storage electrode is transconductively 5 capacitively coupled to a channel.

11. A transistor comprising:
a source region;
a drain region;
10 a channel region between the source and drain regions; and
a floating gate separated from the channel region by an amorphous silicon carbide (a-SiC) insulator, wherein materials comprising at least one of the storage electrode and the insulator are selected to have an electron affinity causing the barrier energy to be selected at less than approximately 3.3 eV and the barrier energy provides 15 a data charge retention time of the transistor that is adapted for dynamic refreshing of charge stored on the floating gate.

12. The transistor of claim 11, wherein the floating gate is isolated from conductors and semiconductors.

20

13. The transistor of claim 11, wherein the insulator comprises a material that has a larger electron affinity than silicon dioxide.

14. The transistor of claim 11, wherein the floating gate includes a material 25 composition of the storage electrode is selected to obtain a smaller electron affinity than polycrystalline silicon.

15. The transistor of claim 11, further comprising a control electrode, separated from the floating gate by an intergate dielectric.

16. The transistor of claim 15, wherein the area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than the area of a capacitor formed by the floating gate, the insulator, and the channel region

5 17. The transistor of claim 15, wherein the intergate insulator has a permittivity that is higher than a permittivity of silicon dioxide.

18. The transistor of claim 11, wherein the floating gate is capacitively separated from the channel region for providing transconductance gain.

10 19. A method of using a floating gate transistor having a floating gate electrode and an adjacent amorphous silicon carbide (a-SiC) insulator, the method comprising: storing data by changing the charge of the floating gate; reading data by detecting a current between a source and a drain; and refreshing data based on a data charge retention time that depends upon a barrier energy at an interface between the floating gate electrode and the insulator.

15 20. The method of claim 19, wherein storing data by changing the charge of the floating gate transconductively provides an amplified signal between the source and the drain.

20 21. The method of claim 19, wherein the detected current is based on the charge of the floating gate and a transconductance gain of the floating gate transistor.

25 22. A method of forming a floating gate transistor, the method comprising: forming source and drain regions; forming an amorphous silicon carbide (a-SiC) gate insulator; and forming a floating gate, such that the floating gate is isolated from conductors and semiconductors.

23. A memory device comprising:

 a plurality of memory cells, wherein each memory cell includes a transistor comprising:

 a source region;

 a drain region;

 a channel region between the source and drain regions;

 a floating gate separated from the channel region by an amorphous silicon carbide (a-SiC) insulator; and

 a control gate located adjacent to the floating gate and separated therefrom by an intergate dielectric; and

 the memory device further comprising a refresh circuit dynamically refreshing, at a refresh rate, data stored on the floating gates of the transistors.

24. The memory device of claim 23, wherein the refresh rate is based on a barrier energy between the floating gate and the insulator.

卷之三

add C³

1003

Add E27